AXEL-X MB8AA3020
On-Chip Code
User Manual

REVISION 1.5
Release 10-29-2007

TABLE OF CONTENTS

TABLE OF CONTENTSLIST OF FIGURES **2**

LIST OF FIGURES **3**

LIST OF TABLES **3**

1.0 ABOUT THIS MANUAL **4**

1.1 DOCUMENT OVERVIEW 4
1.2 ACRONYMS 6

2.0 INTRODUCTION **7**

2.1 BYTE .DATA ORGANIZATION 8
2.2 MICRO-COMMANDS 9
2.3 MB8AA3020 ON CHIP CODE DEFAULT SETTINGS 10
2.4 GETTING STARTED 10
2.4.1 Assigning MAC Addresses *11*
2.4.2 Configuring 10GBE Transmitter and Receiver *13*
2.4.3 Mode Value Description *14*
2.4.4 Disabling Ports *15*
2.4.4.1 Disabling Ports Using Release Prior to 4-12-2007 15
2.4.4.2 Disabling Ports Using Release on or After to 4-12-2007 16
2.4.5 Configuring Transmit Pre-emphasis *17*
2.4.6 Configuring Transmit/Receive Lane and Polarity Swapping *19*
2.4.7 Configuring the Port Configuration Register *21*
2.4.8 Configuring Link Aggregation *22*
2.4.9 Initializing GMII/MII Registers *24*
2.4.10 External PHY Initialization *26*
2.4.11 Initializing I2C Master Ports *30*

3.0 MICRO-ENGINE DESCRIPTION **31**

3.1 TASK STRUCTURE 31
3.2 MB8AA3020 INITIALIZATION SEQUENCE 33
3.3.1 Initialization Sequence for MII/GMII *37*
3.3.2 Initialization Sequence for 10GBE *39*

4.0 BUILDING MB8AA3020 FIRMWARE IMAGE **41**

4.1 BUILD PROCEDURE 41

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

LIST OF FIGURES

Figure 1 Field Description MAC Address and EtherType Field 11
Figure 2 Initialization Sequence 36
Figure 3 Initialization Sequence for MII/GMII Task 38
Figure 4 Initialization Sequence for 10GBE Task 40

LIST OF TABLES

Table 1 Data Byte Relationship 8
Table 2 Micro-Commands 9
Table 3 Default Register Setting for On Chip Code 10
Table 4 10GBE Mode Value Description 15
Table 5 MII/GMII Mode Description 29
Table 6 Task Description 32

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

1.0 About This Manual

This document is intended to provide configuration description for Fujitsu MB8AA3020 10Gbps Ethernet switch on chip code.

1.1 Document Overview

The document includes a description of the following:

- Getting started example
- Micro-engine specification
- Memory map description
- Initialization sequence
- Global variable description
- Task descriptions
- Initialization code block
- On Chip Code Default Settings

While all registers can be modified using the On-Chip code these are the main registers that are supplied by default:

- All setting in the switch configuration registers.
- All setting in the port configuration registers.
- All port interrupt status registers.
- Switch status register.
- Buffer management register.
- Management port control register.
- Host VLAN counter configuration register.
- MAC configuration register.
- MII/GMII status control register.
- Default MAC addresses for the switch and all ports.
- Fixed or adaptive gain for receiver equalizer.

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

The above list while not exhaustive illustrates the programmability of the MB8AA3020.

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

1.2 Acronyms

EEPROM	Electrically Erasable Read Only Memory
ENV	Environment
GMII	Giga-bit Media Independent Interface
ICB	Initialization Code Block
I/F	Interface
IRQ	Interrupt Request
LAN	Local Area Network
MAT	MAC Address Table
MII	Media Independent Interface
MAC	Medium Access Control
RAM	Random Access Memory
VLAN	Virtual Local Area Network

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

2.0 Introduction

This section focuses on a step by step example of how to configure and compile the MB8AA3020 AXEL-X on chip code. It uses the MB8AA3020 AXEL-X evaluation board as an example, for a more detail description of the MB8AA3020 AXEL-X evaluation board please refer to *AXEL-X Evaluation Board Hardware Manual.*

The generic firmware that is included with the Fujitsu MB8AA3020 AXEL-X chip does not assign MAC addresses to the ports or the chip so at the very least the user must assign a MAC address for every port as well as the chip address for the 10GBE switch to function properly.

In addition to this the user must decide whether to use fixed or dynamic gain before compiling the firmware.

Before we begin our example we must first understand how the byte structure is organized in the assembly files as well as understand the various micro-commands. Section *2.1 Byte .data Organization* describes the byte structure organization while Section *2.2 Micro-commands* describes the micro-commands.

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

2.1 Byte .data Organization

In order to begin configuring the on chip code firmware we must first understand how the byte structure is set up in the assembly files.

Below is an example of a factious symbol and the *.data* fields associated with the symbol.

```
// ------------------------------------------------------------
//    Example of .data description
// ------------------------------------------------------------

Example_symbol_0:             // Example of symbol
      .data       0x0123      // byte 1= 01; byte 0 = 23
      .data       0x4567      // byte 3= 45; byte 2 = 67
      .data       0x89AB      // byte 5= 89; byte 4 = AB
      .data       0xCDEF      // byte 7= CD; byte 6 = EF
// ------------------------------------------------------------
//    Example of .data description
// ------------------------------------------------------------
```

The organization of the *.data* fields always start with byte 1 and byte 0 corresponding to the first data field, byte 3 and byte 2 corresponding to the second data field and so on. Table 1 Data Byte Relationship describes the Data Byte relationship.

Data	Bytes
.data	Byte 1 Byte 0
.data	Byte 3, Byte 2
.data	Byte 5, Byte 4
.data	Byte 7, Byte 6

Table 1 Data Byte Relationship

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

2.2 Micro-commands

Listed in Table 2 is a list of commonly used micro-commands that are executed by the MB8AA3020 micro-engine.

Micro-command	Description	Example
.align_block	Align the block frame	N/A
.skip	Skip the current instruction	.data 0x1234 .skip .data 0x4567
.data	Assigns a 16 bit value to the data	.data <16 bit value>
.data_ref	The data is reference to a pointer that is defined by the user using "**:**"	.data_ref ICB_PCS_0 **ICB_PCS_0:** .data 0x1234 .data 0x4567 .skip .skip

Table 2 Micro-Commands

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

2.3 MB8AA3020 On Chip Code Default Settings

There are certain default settings for each register that are controlled using the on chip code. Shown in Table 3 are the default setting for the on chip code.

Register Name	Reg. Addr.	Field
Buffer Management Register	0x0020	[8]
Buffer Management Register	0x0020	[7:0]
Switch Config	0x0008	[27]
Switch Config	0x0008	[26:24]
Switch Config	0x0008	[22]
Switch Config	0x0008	[21]
Swtich Config	0x0008	[20]
Switch Config	0x0008	[16]
Switch Config	0x0008	[15]
Switch Config	0x0008	[13]
Switch Config	0x0008	[0]
Host/VLAN Counter Config	0x030c	[30]

Table 3 Default Register Setting for On Chip Code

Please note that Table 3 is an Excel Spreadsheet to see the complete listing of the registers double click on the Table and scroll down to the appropriate Register.

2.4 Getting Started

As mentioned in the introduction at the very least the user must set up the MAC address for every port as well as the chip for the 10GBE switch to function properly.

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

2.4.1 Assigning MAC Addresses

By default the source code provided by the Fujitsu MB8AA3020 has a MAC address and EtherType of 0. So at the very minimum the user must assign a valid MAC address and Ethertype to every port and the station address in order for the switch to function properly. These variables can be found in the *MAC_address.asm* file under the symbol *Hst_Adr_[0-23]*. Shown in Figure 1 is the field description for the MAC address and EtherType field.


Byte 7
Byte 6
Byte 5
Byte 4
Byte 3
Byte 2
Byte 1
Byte 0
description
Hst_Adr_0 MAC Address xx:xx:xx:xx:xx:xx N/A Port 0
Hst_Adr_1 MAC Address xx:xx:xx:xx:xx:xx N/A Port 1
Hst_Adr_2 MAC Address xx:xx:xx:xx:xx:xx N/A Port 2
Hst_Adr_3 MAC Address xx:xx:xx:xx:xx:xx N/A Port 3
Hst_Adr_4 MAC Address xx:xx:xx:xx:xx:xx N/A Port 4
Hst_Adr_5 MAC Address xx:xx:xx:xx:xx:xx N/A Port 5
Hst_Adr_6 MAC Address xx:xx:xx:xx:xx:xx N/A Port 6
Hst_Adr_7 MAC Address xx:xx:xx:xx:xx:xx N/A Port 7
Hst_Adr_8 MAC Address xx:xx:xx:xx:xx:xx N/A Port 8
Hst_Adr_9 MAC Address xx:xx:xx:xx:xx:xx N/A Port 9
Hst_Adr_10 MAC Address xx:xx:xx:xx:xx:xx N/A Port 10
Hst_Adr_11 MAC Address xx:xx:xx:xx:xx:xx N/A Port 11
Hst_Adr_12 MAC Address xx:xx:xx:xx:xx:xx N/A Port 12
Hst_Adr_13 MAC Address xx:xx:xx:xx:xx:xx N/A Port 13
Hst_Adr_14 MAC Address xx:xx:xx:xx:xx:xx N/A Port 14
Hst_Adr_15 MAC Address xx:xx:xx:xx:xx:xx N/A Port 15
Hst_Adr_16 MAC Address xx:xx:xx:xx:xx:xx N/A Port 16
Hst_Adr_17 MAC Address xx:xx:xx:xx:xx:xx N/A Port 17
Hst_Adr_18 MAC Address xx:xx:xx:xx:xx:xx N/A Port 19
Hst_Adr_19 MAC Address xx:xx:xx:xx:xx:xx N/A Port 20
Hst_Adr_21 MAC Address xx:xx:xx:xx:xx:xx N/A Port 21
Hst_Adr_23 MAC Address xx:xx:xx:xx:xx:xx N/A Port 23
Reg_STA
MAC Address xx:xx:xx:xx:xx:xx
Ethertype
Register Station Address

Figure 1 Field Description MAC Address and EtherType Field

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

Note: It is important to note that in order for the switch to function properly a valid MAC address must be assigned for every port and station address.

Below is an excerpt from the MAC_address.asm file. The first data field is two bytes long and refer to the EtherType, the rest of the *.data* field refer to the MAC address. *The EtherType is only used in the REG_STA address there is no requirement to assign an EtherType for the ports.*

```
// -------------------------------------------------------------
//    MAC Addresses:  API Access
// -------------------------------------------------------------

REG_STA:                        // aa:bb:cc:dd:ee:ff
      .data       0x0000        // type = 0x0000
      .data       0x0000        // msw  = ee_ff
      .data       0x0000        // lsw2 = cc_dd
      .data       0x0000        // lsw1 = aa_bb
```

Example: MAC Address Assignment to REG_STA

Below is an example where a MAC address of 00-11-F5-76-82-61 and an EtherType of 88B5 to the *REG_STA.*

```
// -------------------------------------------------------------
//    MAC Addresses:  API Access
// -------------------------------------------------------------

Reg_STA:                // 00:11:F5:76:82:61
      .data       0x88b5        // type = 0x88b5
      .data       0x8261        // msw  = 82_61
      .data       0xF576        // lsw2 = F5_76
      .data       0x0011        // lsw1 = 00_11
```

Example: MAC Address Assignment to PORT 0

Below is an example where a MAC address of 00-11-F5-AB-CD-EF is applied to port 0. Recall that for ports an EtherType entry is not required.

```
// -------------------------------------------------------------
//    MAC Addresses:    Port MAC Control
// -------------------------------------------------------------
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

```
Hst_Adr_0:              // 00:11:F5:AB:CD:EF
      .data       0x0000
      .data       0xCDEF
      .data       0xF5AB
      .data       0x0011
```

2.4.2 Configuring 10GBE Transmitter and Receiver

Fujitsu MB8AA3020 10GBE switch has an integrated 5-TAP FIR filter used for additional pre-emphasis and a 2nd order linear amplifier used for receiver equalization. The details of which can be found in *AXEL-X MB8AA3020 PCS Register Specification.*

Before programming the on-chip the user must decide on the following configuration parameters:

- XAUI mode of operation of XFI mode of operation for XFI 10GBE ports.
- Transmit pre-emphasis co-efficient to be used.
- Fixed gain or adaptive gain equalization for the receiver
- Transmitter lane swapping.
- Transmitter polarity swapping.
- Receiver lane swapping.
- Receiver polarity swapping.

Below is an example of how to modify the on-chip code for adaptive gain.

Example: Modification of Receiver Gain.

In order to modify the receiver for fixed or dynamic gain open the *Makefile.* Below is an excerpt from the *Makefile.*

```
AWK         = gawk
PCS_AWK           = ../bin/ICB_PCS.awk
PCS_CONF    = ./axelx_pcs_phy_cfg_adaptive_eval_board.txt
#PCS_CONF   =
../../../../../register/axelx_pcs_phy_cfg_adaptive_eval_board.txt
#PCS_CONF   =
../../../../../register/axelx_pcs_phy_cfg_fixed_eval_board.txt
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

By default the on chip code is set up to use adaptive gain. If you wish to use fix gain comment out the line *"PCS_CONF axelx_pcs_phy_cfg_adaptive_eval_board.txt"* and uncomment out the fixed gain line *"PCS_CONF axelx_pcs_phy_cfg_fixed_eval_board.txt"*.

Below is an example of a *Makefile* that uses fixed gain.

```
AWK          = gawk
PCS_AWK            = ../bin/ICB_PCS.awk
#PCS_CONF    = ./axelx_pcs_phy_cfg_adaptive_eval_board.txt
PCS_CONF     = ./register/axelx_pcs_phy_cfg_fixed_eval_board.txt
```

Note: Please remember to assign the right path to these files. Without the correct path the *Makefile* will not compile properly.

For adaptive gain you do not need to modify any receiver co-efficient since they are determined automatically using the adaptive equalization algorithm, this is not the case for fixed gain. For fixed gain you need to modify the following the gain co-efficient. The file that needs to be modified is *axelx_pcs_phy_cfg_fixed_eval_board.txt* and the procedure used to modify the fixed gain parameters can be found in *AXEL-X MB8AA3020 PCS Register Specification.*

2.4.3 Mode Value Description

The mode value appears across the M1 value as illustrated below.

```
PORT 00                        #@        Select port number (00~19).
# mode     value               #-
   M1        5                          Select adaptive mode.
```

The mode value determines the PCS gain mode of operation and PCS initialization sequence.

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

There are 6 mode values that each port can take, they are described below in Table 4

Mode Value	Description
0	skip PCS initialization (XGMII Verif)
1	skip link up monitor (XFI/XAUI Verif)
2	Fixed gain PCS Initialization
3	Fixed gain PCS Initialization (check Link Status)
4	Fixed gain PCS Initialization (w/ link fault handler)
5	Adaptive PCS Initialization

Table 4 10GBE Mode Value Description

As an example if the user wanted to create a PCS initialization sequence with fixed gain, the mode bit would be 2.

```
PORT 00                         #@        Select port number (00~19).
# mode     value                #-
   M1        2                           Select adaptive mode.
```

2.4.4 Disabling Ports

The MB8AA3021 microcode allows a user to set certain ports in a disable or port down state to conserve power consumption. In a port disable state the port is permanently disabled in the code and cannot be power up without a microcode change. In a power down state the power is powered off on boot up.

The way ports are disabled will depend on the microcode release. For release code prior to 4-12-2007 use the following method.

2.4.4.1 Disabling Ports Using Release Prior to 4-12-2007

Open up the PCS initialization and set M1 to 0 for each port you want to disable, for example:

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

```
PORT 00                         #@        Select port number (00~19).
# mode     value                #-
   M1        0                            Select adaptive mode.
```

Next in the patch.asm go to create task24_bp+4 and copy the following lines of code:

```
task24_bp4:                             // Firmware Main Task
        .skip
        .skip
        .data           0x0000          // disable[15:0]
        .data           0x0000          // disable[23],0,[21],0,[19:16]
```

The last two .data fields correspond to the “Port Disable Register” in the register specification. So for example if one wanted to disable ports 2, 6, 10, 11, 14, 15, 18 and 19 this would correspond to 0x800ccc44 in the Port Disable Register and is entered into the patch.asm as such:

```
task24_bp4:                             // Firmware Main Task
        .skip
        .skip
        .data           0xcc44          // disable[15:0]
        .data           0x800c          // disable[23],0,[21],0,[19:16]
```

2.4.4.2 Disabling Ports Using Release on or After to 4-12-2007

The release on or after 4-12-2007 open *axelx_pcs_phy_cfg_adaptive_eval_board.txt* or *axelx_pcs_phy_cfg_fixed_eval_board.txt* depending if the user is using fixed or adaptive gain and add the “Port Disable” to permanently disable the port or “Port down” to power off the port upon reset.

Below is an example:

```
# Copy_Config  port    reference      # copy port configuration
# Port_Disable  port                  # permanetly disabled port
# Power_Down   port                   # power off upon reset

#Copy_Config   0       0       # CX4, template
#Copy_Config   1       1       # XFI, template
Copy_Config    2       1       # XFI
Copy_Config    3       0       # CX4
Copy_Config    4       0       # CX4
Port_Disable   5
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

```
Port_Disable    6
Copy_Config     7       0       # CX4
Copy_Config     8       0       # CX4
Copy_Config     9       0       # CX4
Copy_Config     10      0       # CX4
Copy_Config     11      0       # CX4
Copy_Config     12      0       # CX4
Copy_Config     13      0       # CX4
Copy_Config     14      0       # CX4
Copy_Config     15      0       # CX4
Copy_Config     16      0       # CX4
Copy_Config     17      0       # CX4
Power_Down      18
Power_Down      19
```

In this example port 5 and 6 are permanently disabled and ports 18 and 19 are in power down mode.

2.4.5 Configuring Transmit Pre-emphasis

The default transmit pre-emphasis parameters can be found in either *axelx_pcs_phy_cfg_adaptive_eval_board.txt* or *axelx_pcs_phy_cfg_fixed_eval_board.txt* depending if the user is using fixed or adaptive gain. Below is an excerpt from the *axelx_pcs_phy_cfg_adaptive_eval_board.txt* transmit pre-emphasis coefficients for port 0. These transmit pre-emphasis coefficients are optimized specifically for the AXEL-X evaluation board and may not be appropriate for all applications.

```
PORT 00                         #@        Select port number (00~19).
# mode     value                #-
   M1        5                            Select adaptive mode.
# step  addr   data             #-
   S2  0x0007 0x0001            #- PCS_CTL2          Select XAUI mode.
   S2  0xc002 ICB_PCS_INDEX_0 #@ XL_LANE_SWAP_CTL  Set Tx/Rx lane/polarity swap
conditions.
   S2  0xc003 0x86a0            #- PHY_PLL_MODE_CTL  Set PHY PLL mode.
   S2  0xc000 0x00ff            #- PHY_PWR_DOWN_CTL  Assert PHY Tx/Rx PD signals.
   S2  0x0000 0x8000            #- PCS_CTL1          Reset PCS.
   S2  0xc010 0x03f0            #@ PHY_TX0_EQ_CFG0   Set Tx lane-0 tap-0 with +63(0).
   S2  0xc011 ICB_PCS_INDEX_1 #@ PHY_TX0_EQ_CFG1   Set Tx lane-0 tap-1 with +63(0).
   S2  0xc012 ICB_PCS_INDEX_2 #@ PHY_TX0_EQ_CFG2   Set Tx lane-0 tap-2 with +51(0).
   S2  0xc013 ICB_PCS_INDEX_3 #@ PHY_TX0_EQ_CFG3   Set Tx lane-0 tap-3 with -63(1).
   S2  0xc014 0x0000            #@ PHY_TX0_EQ_CFG4   Set Tx lane-0 tap-4 with  +0(0).
   S2  0xc015 0x03f0            #@ PHY_TX1_EQ_CFG0   Set Tx lane-1 tap-0 with +63(0).
   S2  0xc016 ICB_PCS_INDEX_1 #@ PHY_TX1_EQ_CFG1   Set Tx lane-1 tap-1 with +63(0).
   S2  0xc017 ICB_PCS_INDEX_2 #@ PHY_TX1_EQ_CFG2   Set Tx lane-1 tap-2 with +51(0).
   S2  0xc018 ICB_PCS_INDEX_3 #@ PHY_TX1_EQ_CFG3   Set Tx lane-1 tap-3 with -63(1).
   S2  0xc019 0x0000            #@ PHY_TX1_EQ_CFG4   Set Tx lane-1 tap-4 with  +0(0).
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

```
S2  0xc01a 0x03f0          #@ PHY_TX2_EQ_CFG0   Set Tx lane-2 tap-0 with +63(0).
S2  0xc01b ICB_PCS_INDEX_1 #@ PHY_TX2_EQ_CFG1   Set Tx lane-2 tap-1 with +63(0).
S2  0xc01c ICB_PCS_INDEX_2 #@ PHY_TX2_EQ_CFG2   Set Tx lane-2 tap-2 with +51(0).
S2  0xc01d ICB_PCS_INDEX_3 #@ PHY_TX2_EQ_CFG3   Set Tx lane-2 tap-3 with -63(1).
S2  0xc01e 0x0000          #@ PHY_TX2_EQ_CFG4   Set Tx lane-2 tap-4 with  +0(0).
S2  0xc01f 0x03f0          #@ PHY_TX3_EQ_CFG0   Set Tx lane-3 tap-0 with +63(0).
S2  0xc020 ICB_PCS_INDEX_1 #@ PHY_TX3_EQ_CFG1   Set Tx lane-3 tap-1 with +63(0).
S2  0xc021 ICB_PCS_INDEX_2 #@ PHY_TX3_EQ_CFG2   Set Tx lane-3 tap-2 with +51(0).
S2  0xc022 ICB_PCS_INDEX_3 #@ PHY_TX3_EQ_CFG3   Set Tx lane-3 tap-3 with -63(1).
S2  0xc023 0x0000          #@ PHY_TX3_EQ_CFG4   Set Tx lane-3 tap-4 with  +0(0).
S2  0xc052 0x0000          #- PHY_TX23_MON_CTL  Set Tx lane-3 MON_CTL[6]=0.
```

The coefficients can be modified either directly on Port 00 or via the pointer. For example if a user wanted to modify Tap 0 on Lane 0 this is modified directly on Port 00's template. Below is the example:

```
S2  0xc010 0x03f2          #@ PHY_TX0_EQ_CFG0   Set Tx lane-0 tap-0 with +63(0).
```

If instead the coefficients are using a pointer go to the pointer definition in the same file and modify the parameters. Below is an example for Tap 1 Lane 0 which points to ICB_PCS_INDEX_1.

```
S2  0xc011 ICB_PCS_INDEX_1    #@ PHY_TX0_EQ_CFG1   Set Tx lane-0 tap-1 with +63(0).
```

Going to ICB_PCS_INDEX_1 you can modify the value of this tap.

```
TABLE   ICB_PCS_INDEX_1        // PHY_TXn_EQ_CFG1
        0x03f2 // Port 00
```

Once this is done you can simply apply the same template to other ports under the *Copy_Config* section of the same file. Below is an example:

```
# Copy_Config  port    reference      # copy port configuration
# Port_Disable  port                  # permanetly disabled port
# Power_Down   port                   # power off upon reset

#Copy_Config   0       0       # CX4, template
#Copy_Config   1       1       # XFI, template
Copy_Config    2       1       # XFI
Copy_Config    3       0       # CX4
Copy_Config    4       0       # CX4
Copy_Config    5       1       # XFI
Copy_Config    6       1       # XFI
Copy_Config    7       0       # CX4
Copy_Config    8       0       # CX4
Copy_Config    9       0       # CX4
Copy_Config    10      0       # CX4
Copy_Config    11      0       # CX4
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

```
Copy_Config    12      0       # CX4
Copy_Config    13      0       # CX4
Copy_Config    14      0       # CX4
Copy_Config    15      0       # CX4
Copy_Config    16      0       # CX4
Copy_Config    17      0       # CX4
Copy_Config    18      0       # CX4
Copy_Config    19      0       # CX4
```

In the example above we can see that 1, 2, 5 and 6 are pointing to Reference 1's configuration and the remaining ports are pointing to Reference 0's configuration.

2.4.6 Configuring Transmit/Receive Lane and Polarity Swapping

By default the transmit polarity is swapped on the AXEL-X evaluation board for XAUI ports (i.e ports 0, 3-4, 7-19) and transmitter and receiver polarity are swapped for XFI ports (i.e ports 1, 2, 5, 6).

This may not be appropriate for all applications. In order to modify the lane or polarity swapping use *XL LANE POLARITY SWAP CONTROL REGISTER (i.e* 0xC002) as described in Table 49 of *AXEL-X MB8AA3020 PCS Register Specification*.

Below is an example where the transmit XAUI ports lanes are swapped but the transmit polarity is not swapped. This parameter can be found in both the *axelx_pcs_phy_cfg_adaptive_eval_board.txt* or *axelx_pcs_phy_cfg_fixed_eval_board.txt* file.

```
TABLE   ICB_PCS_INDEX_0       // XL_LANE_SWAP_CTL
        0x0030  // Port 00
        0x0f0f  // Port 01, XFI
        0x0f0f  // Port 02, XFI
        0x000f  // Port 03
        0x000f  // Port 04
        0x0f0f  // Port 05, XFI
        0x0f0f  // Port 06, XFI
        0x000f  // Port 07
        0x000f  // Port 08
        0x000f  // Port 09
        0x000f  // Port 10
        0x000f  // Port 11
        0x000f  // Port 12
        0x000f  // Port 13
        0x000f  // Port 14
        0x000f  // Port 15
        0x000f  // Port 16
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

```
        0x000f  // Port 17
        0x000f  // Port 18
        0x000f  // Port 19
ENDTABLE
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

2.4.7 Configuring the Port Configuration Register

As stated in *2.3 MB8AA3020 On Chip Code Default Settings* there are certain default setting for the MB8AA3020 registers which are controlled by on chip code. By default all 10GBE ports are disabled with the generic firmware version. In order to enable the ports by default follow the instructions below.

Below is an excerpt from the file *ICB_reg.asm*. In this file the first two *.data* fields of the pointer *ICB_Default_0* controls the Port Configuration Register (i.e base+000h) as described in *AXEL-X MB8AA3020 Register Specification*.

```
ICB_Default_0:          // all @ Port Config
      .data       0x0001      // 0xd2000001
      .data       0xd100      // [31] Port Reset
      .data       0x3800
      .data_ref   ICB_Default_1
```

In order to change the port from the default disable state to a forwarding state bits [16:17] in the port configuration register needs to change from their current state of 00 to 11. This is illustrated below:

```
ICB_Default_0:          // all @ Port Config
      .data       0x0001      // 0xd2000001
      .data       0xd103      // [31] Port Reset
      .data       0x3800
      .data_ref   ICB_Default_1
```

Although the value can be changed can be changed in *ICB_reg.asm* it is recommended the new value be placed in *patch.asm*, thus the *patch.asm* file will look like the following:

```
// ------------------------------------------------------------------
//      Device Initialization (default: 12KB Jumbo)
// ------------------------------------------------------------------

ICB_Default_0:          // all @ Port Config
        .skip
        .data           0xd103  // [31] Port Reset
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

Note: Although it is possible to modify the files directly this could have unknown side effects instead place the pointer and it's values for that you want to modify in *patch.asm.*

2.4.8 Configuring Link Aggregation

The MB8AA3020 has the capability to initialize a link aggregation group using the on chip code. Details of link aggregation set up can be found in *AN207 Enabling Link Aggregation (IEEE 802.3 clause 43)*.

To set up link aggregation in the chip make sure that task24_bp4 is configured as described below. *task24_bp4* can be found in *Firmware.asm*.

```
// bp + 4: Port Mode
      .data_ref   ICB_Post_Core_0
      .data_ref   ICB_Post_Core_1
      .data_ref   ICB_IRQ_0
      .data       0x0000
```

The example below shows link aggregation for ports 2, 6, 10, 11, 14, 15, 18 and 19, this code should be placed in patch.asm.

```
// ------------------------------------------------------------------
-
//    Add new ICBs in heap memory
// ------------------------------------------------------------------
-

END_CODE_HEAP_NEW:

      .align_block

// ------------------------------------------------------------------
-
//    Device Configuration for LAG
// ------------------------------------------------------------------
-

ICB_SET_LAG_1:
      .data       0x0008      // disable LAG1
      .data       0x0000
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

```
      .data       0x0058      // Distribution Function 1
      .data_ref   ICB_SET_LAG_2

ICB_SET_LAG_2:
      .data       0x0100  // LAG1={2,6}
      .data       0x0100      //
      .data       0x0048      // LAG L
      .data_ref   ICB_SET_LAG_3

ICB_SET_LAG_3:
      .data       0x1100      // LAG1={10,11,14,15}
      .data       0x1100
      .data       0x0044      // LAG M
      .data_ref   ICB_SET_LAG_4

ICB_SET_LAG_4:
      .data       0x1100      // LAG1={18,19}
      .data       0x0000
      .data       0x0040      // LAG H
      .data_ref   ICB_SET_LAG_5

ICB_SET_LAG_5:
      .data       0xcc44      // activate LAG1
      .data       0x000c      //
      .data       0x0054      // LAG Control
      .data_ref   ICB_SET_LAG_6

ICB_SET_LAG_6:
      .data       0x0000      // [3:0]=LAG1
      .data       0x0000
      .data       0x0050      // Dsitribution Tuning
      .data_ref   ICB_SET_LAG_7

ICB_SET_LAG_7:
      .data       0x0002      // LAG1 = DA/SA
      .data       0x0000
      .data       0x0058      // Dsitribution Function 1
      .data       0x0000      // <EOL>

END_CODE_HEAP_LAG:

// ------------------------------------------------------------------------
-
//    Fix heap memory
```

Comment [L
Distribution Fu
is set to 0x0000

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

```
// ------------------------------------------------------------------
-

ICB_Post_Core_0:
ICB_Post_Core_1:
ICB_IRQ_0:        // append lag configuration
      .skip       // to the tail of ICB_Post_Core_0
      .skip
      .skip
      .data_ref   ICB_SET_LAG_1

FIRMWARE_HEAP:
      .skip
      .skip
      .data_ref   END_CODE_HEAP_LAG


// ------------------------------------------------------------------
-
//    Device Initialization (default: 12KB Jumbo)
// ------------------------------------------------------------------
-
```

2.4.9 Initializing GMII/MII Registers

The initialization of the MII/GMII interface is dependent on the user environment. By default the generic firmware version initialization sequence for the GBE interface is based on the AXEL-X evaluation board which has two external PHYs connected to the AXEL-X's MII/GMII ports. So by default the generic firmware initializes these two 10/100/GBE ports as GMII and assumes that there is an external PHY connected to these ports. While this is appropriate for the AXEL-X evaluation board it may not be suitable for all applications.

Below is an excerpt from the *Firmware.asm* file which shows the initialization of the two Ethernet ports to GMII.

```
task24_bp3:                         // Firmware Main Task

      // bp + 4: Port Mode
      .data_ref   ICB_Post_Core_0
      .data       0x0000      // mode[23],0,[21],0, 0000
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

```
//    for 23/21, 0: GMII, 1:MII
```

The following configuration possibilities apply.

If the user wishes to modify both ports to MII the following modification needs to be performed:

Example: Both ports converted to MII

```
task24_bp4:
      .data_ref   ICB_Port_Core_0
      .data       0x00a0
```

Only port 21 converted to MII but port 23 left as GMII the following modification needs to be done.

Example: Port 21 is MII Port 23 is GMII

```
task24_bp4:
      .data_ref   ICB_Port_Core_0
      .data       0x0020
```

Port 21 is GMII but port 23 is MII the following modification needs to be done.

Example: Port 21 is GMII Port 23 is MII

```
task24_bp4:
      .data_ref   ICB_Port_Core_0
      .data       0x0080
```

Although the above examples show modification to *Firmware.asm* in actuality you want to modify *patch.asm.* The modification for both Port 21 and Port 23 to MII mode is shown below:

```
// ------------------------------------------------------------
//      Change Port-21/23 to MII mode
//      MDIO Port-1: MII initialization Sequence
// ------------------------------------------------------------

task24_bp4:
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

```
        .skip                   // Port-21 = MII, Port-23 = GMII
        .data         0x00a0    // mode[23],0,[21],0, 0000
                                //      for 23/21, 0: GMII, 1:MII
```

A similar procedure would apply to the other configurations.

2.4.10 External PHY Initialization

If external PHY are connected and the user wants to configure these PHYs in MII mode then the following modification must be performed.

Below is an excerpt of task28 and task29 responsible for MDIO ports found in the *Firmware.asm* file.

```
// ---------------------------------------------------------------

task28_bp3:                         // MDIO Port-1

      // bp + 3
      .skip
      .data       0x0000            // Interface Core ICB
      .skip
      .data_ref   ICB_MDIO_GMII_0   // Interface ICB

// ---------------------------------------------------------------

task29_bp3:                         // MDIO Port-2

      // bp + 3
      .skip
      .data       0x0000            // Interface Core ICB
      .skip
      .data_ref   ICB_MDIO_GMII_0   // Interface ICB

// ---------------------------------------------------------------
//    Task Dependency
// ---------------------------------------------------------------
//    MDIO-1 -> Port-21
//    MDIO-2 -> Port-23
// ---------------------------------------------------------------
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

The default setting is for GMII however to convert from GMII to MII simply change the .data_ref text from GMII to MII. Below is an example:

Example: Converting MDIO ports from GMII to MII

```
// ------------------------------------------------------------

task28_bp3:                          // MDIO Port-1

      // bp + 3
      .skip
      .data       0x0000             // Interface Core ICB
      .skip
      .data_ref   ICB_MDIO_MII_0     // Interface ICB

// ------------------------------------------------------------

task29_bp3:                          // MDIO Port-2

      // bp + 3
      .skip
      .data       0x0000             // Interface Core ICB
      .skip
      .data_ref   ICB_MDIO_MII_0     // Interface ICB

// ------------------------------------------------------------
//    Task Dependency
// ------------------------------------------------------------
//    MDIO-1 -> Port-21
//    MDIO-2 -> Port-23
// ------------------------------------------------------------
```

Although the above examples show modification to *Firmware.asm* in actuality you want to modify *patch.asm.* The modification for MDIO from GMII to MII is shown below in the *patch.asm* file.

```
task28_bp3:                              // MDIO Port-1
        .skip
        .skip
        .skip
```

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

```
        .data_ref     ICB_MDIO_MII_0  // Interface ICB

task29_bp3:                                 // MDIO Port-2
        .skip
        .skip
        .skip
        .data_ref     ICB_MDIO_MII_0  // Interface ICB
```

In addition to the PHY initialization the *ICB_mdio.asm* file needs to be modified based on the PHY initialization sequence. This is especially true if the MDIO interface is connected to the PHY because the PHY address is embedded in the initialization code.

Using the AXEL-X evaluation board as an example port21 is polling PHY register 1 at PHY address 0 via MDIO-1 and port 23 is polling PHY register 1 at PHY address 0 via MDIO-2.

Below is an excerpt of the *Firmware.asm* showing this:

```
// -------------------------------------------------------------

task21_bp3:                   // Task Port-21

      // bp + 3: Port IRQ Service Required vector, Mode
      .data       0x4003            // Use MDIO-0 for polling, Mode = 3
      .data       0x0000            // Link up Check Threshold

// -------------------------------------------------------------

task23_bp3:                   // Task Port-23

      // bp + 3: Port IRQ Service Required vector, Mode
      .data       0x8003            // Use MDIO-2 for polling, Mode = 3
      .data       0x0000            // Link up Check Threshold
      .data       0x0801            // [11] Port Security Violation,
[0] Link Fault
      .data       0x0000

// -------------------------------------------------------------
```

The mode bit controls how the MII/GMII PHY is initializes, the values are described in Table 5

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

Mode Value	Description
0	skip GMII/MII I/F initialization
1	skip link up monitor
2	check PHY status
3	check PHY status, w/ link fault handler

Table 5 MII/GMII Mode Description

By default the on chip code poll the PHY status check with link fault handler. This may not be appropriate for all situations because the user may not have a PHY or the MDIO may not be connected up to the PHY. If this is the case in then you will want to bypass the PHY status check by enabling Mode=2. Below is an example where the PHY status

Example of MDIO with PHY status disable

```
// -------------------------------------------------------------

task21_bp3:                   // Task Port-21

      // bp + 3: Port IRQ Service Required vector, Mode
      .data       0x4002            // Use MDIO-0 for polling, Mode = 2
      .data       0x0000            // Link up Check Threshold

// -------------------------------------------------------------

task23_bp3:                   // Task Port-23

      // bp + 3: Port IRQ Service Required vector, Mode
      .data       0x8002            // Use MDIO-2 for polling, Mode = 2
      .data       0x0000            // Link up Check Threshold
      .data       0x0801            // [11] Port Security Violation,
[0] Link Fault
      .data       0x0000

// -------------------------------------------------------------
```

Lastly by default of the PHY address on the AXEL-X evaluation is 0 for both port 21 and port 23 however this is not universal for all design. In order to change this refer to *Firmware.asm* file *task21_bp6* and *task_23_bp6.*

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

Below is an excerpt from this file:

```
// ------------------------------------------------------------

task21_bp3:                   // Task Port-21

      // bp + 6: Link Up Wait Time
      .data       40          // 10ms
      .data       0           // 0ms
      .data       0x0000
      .data       0x6006            // PHY Addr=0, PHY Register=1

// ------------------------------------------------------------

task23_bp3:                   // Task Port-23

      // bp + 6: Link Up Wait Time
      .data       40          // 10ms
      .data       0           // 0ms
      .data       0x0000
      .data       0x6006            // PHY Addr=0, PHY Register=1

// ------------------------------------------------------------
```

2.4.11 Initializing I2C Master Ports

Initialization of the I2C master ports is essential for proper operation of I2C master ports on AXEL-X chip. By default the on-chip code initializes I2C port 2 as the master but user may use both I2C ports 1 and port 2 as master ports which would require both to be initialized properly.

Note: No initialization of I2C slave ports is required.

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

3.0 Micro-Engine Description

Fujitsu MB8AA3020 10Gbps Ethernet switch uses an integrated 312.5 MHz core, 32KB RAM micro-engine to decoded micro-commands sent to the switch via a user designated Ethernet management interface. The micro-commands are encapsulated into an Ethernet frame and decoded by the micro-engine.

The use of the micro-engine gives users' the added flexibility in programming the MB8AA3020 and at the same time reducing software development time.

3.1 Task Structure

There are a total of 32 individual tasks which are described in Table 6. The memory is context switched so each tasks uses the entire 2KBx64bytes of memory.

Task Number	Thread Name	Initial Task State	Description
0-19	task_port	Ready	10G port monitor
20	task_none	Sleep	Reserved
21	task_port_1g	Ready	MII/GMII port monitor
22	task_none	Sleep	Reserved
23	task_port_1g	Ready	MII/GMII port monitor
24	Firmware	Run	Firmware Main
25	task_none	Sleep	Reserved
26	task_i2c	Ready	I2C Port-1 Handler
27	task_i2c	Ready	I2C Port-2 Handler
28	task_mdio	Ready	MDIO Port-1 Handler
29	task_mdio	Ready	MDIO Port-2 Handler
30	task_test	Sleep	For Firmware Test Purposes

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

31	task_RTC	Ready	Real Time Clock

Table 6 Task Description

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

3.2 MB8AA3020 Initialization Sequence

Shown in Figure 2 is the initialization sequence for the MB8AA3020 Fujitsu switch.

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.



This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.



This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

Figure 2 Initialization Sequence

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

3.3.1 Initialization Sequence for MII/GMII

Shown in Figure 3 is the initialization sequence for task_[21:23] MII/GMII task.

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.



Figure 3 Initialization Sequence for MII/GMII Task

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

3.3.2 Initialization Sequence for 10GBE

Shown in Figure 4 is the initialization sequence for the 10GBE task.

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.



Figure 4 Initialization Sequence for 10GBE Task

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.

4.0 Building MB8AA3020 Firmware Image

This section describes how to build the image for MB8AA3020. These same instructions can be found in the ReadMe file of the On-Chip-Code released with the chip.

4.1 Build Procedure

In order to compile the MB8AA3020 code the following is needed:

- MB8AA3020 on chip source code described above.
- MB8AA3020 Make file.
- GNU Compiler Collection (i.e gcc)

The procedure for building the MB8AA3020 firmware image is described below:

1. As stated in Section 2.4.1 Assigning MAC Addresses the user needs to assign an appropriate MAC address for the chip as well as each port. This is done by editing the *MAC_address.asm* file.
2. Choose either fixed gain (i.e *axel_pcs_phy_cfg_fixed_eval_board.txt*) or adaptive gain (i.e *axel_pcs_phy_cfg_adaptive_eval_board.txt*) in the *Makefile.*
3. Type *make* on the command line.

Two files named *firmware.dat* and firmware.sym will be generated and placed in the *obj* directory. *Firmware.dat* is the file that will be downloaded into the MB8AA3020's EEPROM.

This document contains confidential information which shall not be reproduced or transferred to other documents or disclosed to others or used for manufacturing or any other purpose without prior written permission from FUJITSU Ltd.

All information contained in this document is subject to change without notice. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness.